https://physical-design-interview-guide.github.io/posts/glitch-handling-and-icg-replacement/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-tree-skew-latency-skew/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/cts/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cts-types-and-benefits/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/manual-clock-latency-tuning/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-gater-cloning/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-tree-building-synthesis-cells/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cts-transition-skew-control/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-path-transition-value/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-tree-quality/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-qor-cts-post-cts/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/manage-generated-clock-while-building-cts/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/managing-generated-clock-cts/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/higher-layer-clock-delay/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/h-tree-advantages-buffers-inverters/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-gating-checks-and-why/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cts-timing-inputs/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cts-post-cts-checks/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cts-design-goals/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/useful-skew-and-limit-checks/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-latency-reduction/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-skew-causes-and-balancing/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/higher-latency-issue/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/useful-skew-setup-violations-command/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-gaters-near-sink-source/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-gating-timing-challenges/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/why-different-clock-layers/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/why-timing-degrades-after-cts/2025-08-23T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/atpg-setup-fails/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/max-min-hold-timing-why/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/test-func-mode-constraints/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/routing-congestion-analysis/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/setup-violations-upsizing-not-possible/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-capture-launch-flop-frequency/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-report-analysis/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/ir-drop-routing-analysis/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/routing-congestion-solutions/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/hold-violations-fix/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/max-cap-violations-fix/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/uncertainty-and-noise-impact-timing/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/mcp-setup-check-cycles/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/clock-drvs-block-closure/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/hold-margin-without-setup/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/double-width-nets-more-delay/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/power-plan/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/routing/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/signal-integrity/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/sta/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/sta-sanity-checks-after-route/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-path-group-types/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/sta-input-requirements/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/via-pillar-importance/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cppr-crosstalk-setup-hold/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/min-pulse-width-violations/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/set-case-analysis/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/mcp-vs-false-path/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/route-vs-route-optimization/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-closure-flow-order/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/outdated-spef-rc-corner-slack/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/routing-timing-degradation-issues/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/ndr-routing-2w2s-leaf-cells/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/sta-tool-and-fix-commands/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-correlation-block-top-level/2025-08-22T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/vcd-saif-file-difference/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/unresolved-reference-vs-blackbox/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/dfm-introduction-in-tech-file/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/eco/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/crosstalk-noise-signal-integrity/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/general-concepts/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/pnr-vs-signoff-scenarios/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/crosstalk-violations-aggressor-driver/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/ir-drop-static-dynamic-cases/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/post-clock-violation-resolution-skew/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/lvs-report-mismatches-interpretation/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/ir-drop-placement-eco/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/crosstalk-affects-timing/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/manual-clock-tuning-during-ecos/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/lec-mismatch-non-equivalent-points/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/ir-setup-violations-eco/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/antenna-leakage-jogging-floating-cells/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/buffers-functional-vs-scan-eco/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/timing-corners-for-multiple-project-steps/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/static-ir-analysis-inputs/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/vector-or-vectorless-ir-flow/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/physical-verification/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/physical-verification-checks/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/sync-flops-modeling-setup-hold/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/sub-block-to-main-block-info/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/redhawk-signal-integrity-checks/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/eco-timing-closure-flow/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/low-drive-strength-ir-decaps/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cts-subblock-input-requirements/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/crosstalk-noise-analysis-spef/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/loop-violation-dr-fixing/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/antenna-effect-violations/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/drc-huge-number-fix/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/em-electro-migration-solutions/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/functional-timing-ecos-implementation/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/what-is-ir-drop-static-dynamic/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/lvs-inputs-schematic-layout-functional/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/recovery-and-removal-time/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/temperature-inversion/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cworst-rcworst-vs-c-rc-corners/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/lvs-vs-pt-netlists/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/global-skew-significance/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/tsv-through-silicon-via/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/advanced-node-drcs/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cell-variation-ss-ff-corners/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/hold-eco-legalization-errors/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/average-current-static-ir/2025-08-21T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/negative-setup-hold-library-impact/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/placement-cell-padding/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/checktiming-vs-reporttiming/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/static-dynamic-power-reduction/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/cmos-technology-basics/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/physical-only-cells-need/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/floorplan/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/macro-abutting-floorplan/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/decap-cell-placement/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/power-recovery-without-vt-swapping/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/logic-depth-after-synthesis-reporting/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/voltage-area-floorplan-domains/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/pnr-netlist-quality-check/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/max-trans-pnr-library-limit/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/power-planning-strategies-and-command/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/placement-setup-violations/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/pin-placement-strategy/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/initialize-design-from-netlist-sdc-lib/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/die-size-chip-area-planning/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/post-placement-congestion-analysis/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/site-row-padding-decision/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/power-domain-area-decision/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/vertical-congestion-handling/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/macro-placement-floorplan/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/congestion-uniform-density-not-working/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/high-utilization-placement/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/corner-cell-partial-blockage/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/macro-placement-core-issues/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/utilization-route-after-optimization/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/placement/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/categories/pre-pnr/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/via-dropping-macros-why/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/floorplan-challenges-7nm/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/placement-post-checks/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/lower-vs-higher-node-differences/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/placement-bounds-blockages/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/pnr-input-requirements/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/placement-timing-issues/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/7nm-power-planning-challenges/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/floorplan-post-checks/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/max-transition-max-capacitance-priority/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/lower-node-physical-design/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/critical-timing-no-spreading/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/sdc-file-clock-io-delay/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/std-cell-lef-vs-tech-lef/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/reg2reg-wns-tns-icg-wns/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/floorplan-sanity-checks-after-netlist/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/utilization-70-vs-50-floorplan/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/switching-vs-non-switching-power-leakage/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/low-power-domain-switches/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/voltage-islands-low-power-design/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/why-use-isolation-cells/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/why-dont-we-check-hold-placement/2025-08-20T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/aocv-design-approach-library/2025-08-19T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/posts/ocv-aocv-pocv-differences/2025-08-19T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/about/2025-08-01T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/privacy-policy/2025-08-01T00:00:00+00:00weekly0.8https://physical-design-interview-guide.github.io/terms/2025-08-01T00:00:00+00:00weekly0.8